

Basic

Processing

Unit

Handwritten text in red ink, possibly a signature or initials, located in the upper right quadrant of the page.

Basic Processing Unit.

Fundamental Concepts, Execution of a Complete instruction,

Multiple-Bus Organization, Hardwired Control.

Multiprogrammed Control.

Fundamental Concepts:-

While executing a program the processor fetches one instruction at a time and performs the

Operations specified. Instructions are fetched from

Successive memory locations until a branch or jump

instruction is encountered. The processor keeps track of

the address of the memory location containing the

next instruction to be fetched using the program

Counter PC. A branch instruction may load a different value

into the PC.

Instruction register (IR) is used to process instruction in the processor. To execute an instruction, the processor has to perform the following three steps:

① Fetch the contents of the memory location pointed to by the PC into the IR register.

$$IR \leftarrow [PC]$$

② Increment the contents of the PC by 1

$$PC \leftarrow [PC] + 1$$

Note:- Here plus 1 means the address of next instruction.

For example if each instruction takes 4 bytes PC will be incremented by 4 [i.e +4]

③ Carry out the actions specified by the instruction in the IR.

Suppose if an instruction occupies more than one word step 1 and step 2 must be repeated as many times as necessary to fetch the complete instruction. First two steps are usually referred to as the fetch phase, step 3 considered as execution phase. The internal organization of the processor is shown below with all main building blocks.





Fig: Single bus Organization of the datapath inside a processor.

The data and address lines are of the external memory bus are connected to the internal processor bus via the memory data register MDR and memory address register MAR respectively. Here MDR is a bidirectional register and MAR is a unidirectional

Control signals



The data bus is a bidirectional bus that carries data between the CPU and other components. The address bus is a unidirectional bus that carries the address of the memory location to be accessed. The control bus is a unidirectional bus that carries control signals between the CPU and other components.

The processor registers R_0 through $R_{(n-1)}$ vary b/w the processor and they are used for general purpose use by the programmer. Some Special registers Y, Z and $TEMP$ which can be used as temporary purpose by the processor while processing the instruction. The multiplexer MUX Selects either the output of register Y or a Constant Value 4 to be provided as input A of the ALU. The Constant 4 is used to increment the Contents of the programmer Counter.

With few exceptions an instruction can be executed by performing one or more of the following operations in some specified sequence

- ⇒ Transfer a word of data from one processor register to another or to the ALU
- ⇒ Perform an arithmetic or a logic Operation and store the result in a processor register.
- ⇒ Fetch the Contents of a given memory location and load them into a processor register
- ⇒ Store a word of data from a processor register into a given memory location.

As instruction execution progress, data are transferred from one register to another, often passing through the ALU to perform some arithmetic or logic Operation.

Register Transfer:-

Processing the instruction, includes a sequence of steps in which data are transferred from one register to another. For each register, two control signals are used one is to place the contents of register on the bus (R_{out}) and second is to load the data on the bus into the register (R_{in}).

When R_{in} is set to 1, the data on the bus are loaded into R . Similarly when R_{out} is set to 1, the contents of register R are placed on the bus. While R_{out} is equal to 0, the bus can be used for transferring data from other registers.




Fig: input and output gating for the registers.


Suppose that we wish to transfer the Contents of Register R_1 to a register R_4 , this can be carried out as follows:

⇒ Enable the output of register R_1 by setting R_{1out} to 1. This places the Contents of R_1 on the processor bus.

⇒ Enable the input of register R_4 by setting R_{4in} to 1. This loads data from the processor into the register R_4 .

All operations and data transfers within the processor take place within time periods defined by the "processor clock". The registers consist of edge-triggered flip-flops when edge triggered flip-flops are not used, two or more clock signals may be needed to guarantee proper transfer of data. This is known as "Multiphase Clocking".

An implementation for one bit of register R_1 shown below. A two-input multiplexer is used to select data applied to the input of an edge-triggered D flip-flop when the control input R_{in} is equal to 1, the multiplexer selects the data on the bus. This data will be loaded into the flip-flop at the rising edge of the clock when R_{in} is equal to 0, the multiplexer feeds back the value currently stored in the flip-flop.



Performing an Arithmetic or Logic Operation:

The ALU is a Combinational Circuit that has no internal storage. It performs arithmetic and logic operations on the two operations applied to its A and B inputs. As shown in above diagrams the result produced by the ALU is stored temporarily in register Z.

The Sequence of operations to add the contents of register R_1 to those of register R_2 and store the result in register R_3 is

- ① R_1 Out, Y in
- ② R_2 Out, Select Y , Add Z in
- ③ Z out, R_3 in

The signals whose names are given in any step are activated for the duration of the clock cycle corresponding to that step. So in step 1 output of R_1 and input of Y

registers are enabled. In steps the multiplexers select signals is set to select Y, causing the multiplexer select signal is set to select Y, causing the multiplexer to gate the contents of register Y to input A of the ALU. At the same time the contents of register R₂ are gated onto the bus and hence to input B. The function performed by ALU is based on the control signals. In steps the contents of register Z are transferred to the destination register.

Fetching a Word from Memory:-

Processor need to specify the address when trying to read information from the memory. The processor transfers the required address to the MAR, whose output is connected to the address lines of the memory bus. At the same time it uses the control lines of the memory bus to indicate that a read operation is needed. When the requested data are received from the memory they are stored in register MDR. from where they can be transferred to other registers in the processor.




Fig: Connection and Control Signals for register MDR

MDR has four signals: MDR_{in} and MDR_{out} Control the Connection to the internal bus, and MDR_{inE} and MDR_{outE} Control the Connection to the external bus. During memory read and write operations, the timing of internal processor operations must be coordinated with the response of the addressed device on the memory bus. The processor completes one internal data transfer in one clock cycle.

To accommodate the variability in response time, of different memories, the processor waits until it receives an indication that the requested read operation has been completed. We will assume that a control signal called memory-function completed [MFC] is used for this purpose.


Consider an example instruction $MOV [R_1], R_2$.

The actions need to execute this instruction are:

- ① $MAR \leftarrow [R_1]$
- ② Start a Read Operation on the memory bus
- ③ Wait for the MFC response from the memory
- ④ Read MDR from the memory bus
- ⑤ $R_2 \leftarrow [MDR]$

The action can be represented in the form of control signals are:

- ① R_{1out}, MAR_{in} Read
- ② $MDR_{inE}, WMFC$
- ③ MDR_{out}, R_2_{in}



Storing a Words in MEMORY:-

Writing a word into a memory location follows a similar procedure like reading a word. The desired address is loaded into MAR. Then the data to be written are loaded into MDR, and a write Command is issued.

For executing the instruction $MOR, R_2, (R_1)$ requires the following Sequence

- ① R_1 Out, MAR in
- ② R_2 Out, MDR in Write
- ③ MDR out E, WMFC

Execution of a Complete Instruction:-

The processor uses the Sequence of elementary Operations for executing the instruction. Consider the instruction

Add $(R_3), (R_1)$

Which adds the Contents of a memory location pointed to by R_3 to register R_1 . Executing this instruction requires the following actions

- ① Fetch the instruction
- ② Fetch the first Operand
- ③ Perform the Addition
- ④ Load the result into R_1

The Control Sequence required for execution of above

instructions are as follows:

Step	Action
1	PCout, MARin, Read, Select4, Add, Zin
2	Zout, PCin, Yin, WMFC
3	MDRout, IRin
4	R3Out, MARin, Read
5	R1out, Yin, WMFC
6	MDRout, SelectY, Add, Zin
7	Zout, PCin, End

In step 1 instruction fetch operation is initiated by loading the contents of PC into the MAR and sending a read request to the memory. The select signal selects a read request to the memory. The select signal selects constant 4 signal. This value is added to the operand of B input which is not PC value. Step 1 to step 3 continues the instruction fetch phase. In step 3 the word fetched from the memory is loaded into the IR register. Step 4 to step 7 performs the instruction execution.

Branch Instructions:-

A branch instruction replaces the contents of PC with the branch target address. This address is usually obtained by adding an offset x , which is given in the branch instruction, to the updated value of the PC. The following control sequence implements an unconditional

branch instruction

Step	Action
1	PCout, MARin, Read, Selecty, Add, Zin
2	Zout, PCin, Yin, WMFC
3	MDRout, IRin
4	Offset - field of - IRout, Add, Zin
5	Zout, PCin, End.

The offset x used in a branch instruction is usually the difference b/w the branch target address and the address immediately following the branch instruction.

Multiple Bus Organization:-

Only one data item can be transferred over the bus in a clock cycle while using single bus organization. To reduce the no. of steps needed, multiple internal paths are that enable several transfers to take place in parallel.

The following diagram gives the three-bus structure to connect the registers and the ALU of a processor.




Fig:- Three-bus Organization of the datapath.

All general purpose registers are combined into a single block called 'the "register file"'. The register file has three parts. Two parts are used as two outputs, allowing the contents of two different registers to be accessed

Simultaneously and have their contents placed on bus A and B. The third port allows the data on bus C to be loaded into a third register during same clock cycle.

Buses A and B are used to transfer the data as inputs A and B of ALU and Bus C is used as transferring the result to destination after arithmetic and logical operation performed. When $R=A$ or $R=B$ for such operations to inputs are modified to bus C. The three bus arrangement obviates the need for registers Y and Z.

The incrementer unit is used to increment the PC by 4 using the incrementer eliminates the need to add 4 to the PC using the main ALU. The source for the constant 4 at the ALU input multiplexer is still useful when we want to increment other addresses, such as in load multiple and store multiple instructions.

Consider the three operand instruction

Add R_4, R_5, R_6

Step	Action
1	PCout, $R=B$ MARin Read inc PC
2	WMFC
3	MDRout B $R=B, IRin$
4	R_4 out A, R_5 out B, Select A, Add $Rin, REND$

Fig: Control Sequence diagram for above instruction.

* In Step 1 the Contents of PC are passed through the ALU using the $R=B$ Control signal, and loaded into the MAR to start a memory read operation. At the same time PC is incremented by 4. The incremented value is loaded into PC at the end of the clock cycle.

* In step 2 the processor waits for MFC and loads the data received into MDR.

* In step 3 the Contents of MDR transferred into IR.

* In step 4 the execution phase of instruction will be

Completed.

∴ By providing more paths for data transfer a significant reduction in the no. of clock cycles needed to execute an instruction is achieved.

* Hardwired Control:-

The processor must have capabilities of generating the control signal needed in the proper sequence of executing the instructions. Computer designers use a variety of techniques to solve this problem. These techniques are categorized into two types. They are (i) Hardwired Control (ii) Microprogrammed Control.

Each step in control sequence of executing the instruction completed in one clock cycle. A counter may be used to keep track of control steps. The control unit organization will be like below:




fig: Control unit organization.

The required Control Signals are determined by the following information:-

- ⇒ Contents of the Control Step Counter
- ⇒ Contents of the Instruction Register
- ⇒ Contents of the Condition Code flags
- ⇒ External input Signals.

The decoder and encoder is a Combinational Circuit which produces required Control Signals based on all input states of it.

By Separating the decoding and encoding functions, we obtain the more detailed block diagram. The decoder provides a separate signal line for each step in the Control Sequence. The instruction decoder consists of a separate line for each machine instruction.

Any instruction loaded in IR uses one of the Output lines INS_1 through INS_n is set to '1' and others are set to '0'.




fig: Separation of decoding and encoding functions

The Control hardware can be viewed as a state machine that changes from one state to another in every clock cycle, depending on the contents of the IR. A Controller that uses

"hardwired control" can operate at high speed.

A Complete Processor:-

A Complete processor can be designed using the following structure.




fig: Block Diagram of Complete processor.

This structure has an instruction unit that fetches instruction from an instruction cache or from the main memory which when desired instructions are not available in cache. It has separate processing units to deal with integer data and floating point data. A data cache is inserted b/w these units and the main memory.

Now a days a many processors Commonly we are using Seperate Caches for instructions and data. We are using Seperate Caches Some processors Still we are use a single Cache that stores both instructions and data. The processor is Connected to the System bus. Processor may use or include several units of integer and floating point to increase the potential for Concurrent Operations.

Micro Programmed Control :-

We can also generate Control Signals by using a programs Similar to machine language programs. This technique will be called as "Microprogrammed Control".

micro Instruction	PCin	PCout	MARin	Read	MORout	IRin	Yin	select	Add	Zin	Zout	Riout	Riin	R3out	wmfc	End
1	0	1	1	1	0	0	0	1	1	1	0	0	0	0	0	0
2	1	0	0	0	0	0	1	0	0	0	1	0	0	0	1	0
3	0	0	0	0	1	1	0	0	0	0	0	0	0	0	0	0
4	0	0	1	1	0	0	0	0	0	0	0	0	0	1	0	0
5	0	0	0	0	0	0	1	0	0	0	0	1	0	0	1	0
6	0	0	0	0	1	0	0	0	1	1	0	0	0	0	0	0
7	0	0	0	0	0	0	0	0	0	0	1	0	1	0	0	1

Fig: Micro Instruction for Control Sequence of Add (R₃), R₁

The Common terms used in microprogrammed Control are Control Word (CW), microroutine, microinstruction, ... etc.,

⇒ A "Control Word" is a word whose individual bits represents the various control signals.

⇒ A sequence of CW's corresponding to the control sequence of a machine instruction constitutes the "micro Routine" for that instruction.

⇒ The individual control words in this micro routine are referred to as "microinstructions".

The micro routines for all instructions in the instruction set of a computer are stored in a special memory called the "Control Store". The control unit can generate the control signals for any instruction by sequentially reading the CW's of micro routine from the control store. To read the control words sequentially from the control store a "micro program Counter (μPC)" is used.

When a new instruction is loaded into IR the starting address is generated by "starting address generator". This will be loaded into μPC and then incremented by 1 while executing successive micro instructions.

When the control unit is required to check the status of the condition codes or external inputs we require an appropriate logic function. The microprogrammed

control uses an approach of "Conditional Branch Microinstructions".




Fig: Basic Organization of microprogrammed Control unit.

Address	Microinstructions
0	PCout, MARin, Read, Select ₄ , Add, Zin
1	Zout, PCin, Yin, WMFC
2	MDRout, IRin
3	Branch to starting address of appropriate micro routine
...	...
25	If N=0, then branch to micro instruction 0
26	offset - field - of - IRout, Select ₄ , Add, Zin
27	Zout, PCin, End

Fig: Micro Routine for the instruction Branch < 0

In addition to branch address, the microinstruction specify which external inputs, Condition Codes, should be check as a Condition for branching to take place.




fig: Organization of the Control unit to allow Conditional branching in the microprogram.

After loading instruction into IR, a branch micro instruction transfers control to the corresponding micro routine which is assumed to start at location 2/5 in the Control Sequence.

① When a new instruction is loaded into IR, the μPC is loaded with the starting address of the micro routine for the instruction.

② When a branch micro instruction is encountered and the branch condition is satisfied the μPC is loaded with the branch address.

③ When an end micro instruction is encountered, the μPC is load with the address of the first CW in the micro routine for the instruction fetch cycle.

Micro Instructions :-

A straight forward way to structure microinstructions is to assign one bit position to each control signal. But it suffers from one drawback - assigning individual bits to each control signal results in long microinstructions because the no. of required signals is usually large. And only a few bits are set to 1 in any given micro instruction.

Read & Write signals to the memory cannot be active simultaneously. This suggests that signals can be grouped so that all mutually exclusive signals are placed in the same group, so at most one microoperation per group is specified in any microinstruction. Then, binary coding scheme can be used to represent the signals within a group.

The idea of grouping and encoding only mutually exclusive control signals can be extended by enumerating the patterns of required signals in all possible microinstructions. Each meaningful combination of active control signals can be assigned a distinct code that represents the microinstruction. This encoding will reduce the length of microwords but also increases the complexity of the required decoder circuit.

Highly encoded schemes that use compact codes to specify only a small no. of control functions in each micro instruction are referred to as "Vertical Organization".

The minimally encoded scheme which has been previously called as "Horizontal Organization".

F ₁	F ₂	F ₃	F ₄
F ₁ (4 bits)	F ₂ (3 bits)	F ₃ (3 bits)	F ₄ (4 bits)
0000: No Transfer	000: No Transfer	000: No Transfer	0000: Add
0001: P _{out}	001: P _{in}	001: MAR _{in}	0001: SUB
0010: MDR _{out}	010: IR _{in}	010: MDR _{in}	⋮
0011: Z _{out}	011: Z _{in}	011: TEMP _{in}	⋮
0100: R _{out}	100: R _{in}	100: Y _{in}	1111: XOR
0101: R _{1out}	101: R _{1in}		16-ALU functions.
0110: R _{2out}	110: R _{2in}		
0111: R _{3out}	111: R _{3in}		
1010: TEMP _{out}			
1011: Offset _{out}			

F ₅	F ₆	F ₇	F ₈	...
F ₅ (2 bits)	F ₆ (1 bit)	F ₇ (1 bit)	F ₈ (1 bit)	
00: No action	0: Select ₄	0: No action	0: Continue	
01: Read	1: Select ₄	1: WMFC	1: End	
10: write				

Handwritten text at the top of the page, possibly a title or header.

Table 1	Table 2	Table 3	Table 4
0000 : 0000	0000 : 0000	0000 : 0000	0000 : 0000
0001 : 0001	0001 : 0001	0001 : 0001	0001 : 0001
0010 : 0010	0010 : 0010	0010 : 0010	0010 : 0010
0011 : 0011	0011 : 0011	0011 : 0011	0011 : 0011
0100 : 0100	0100 : 0100	0100 : 0100	0100 : 0100
0101 : 0101	0101 : 0101	0101 : 0101	0101 : 0101
0110 : 0110	0110 : 0110	0110 : 0110	0110 : 0110
0111 : 0111	0111 : 0111	0111 : 0111	0111 : 0111
1000 : 1000	1000 : 1000	1000 : 1000	1000 : 1000
1001 : 1001	1001 : 1001	1001 : 1001	1001 : 1001
1010 : 1010	1010 : 1010	1010 : 1010	1010 : 1010
1011 : 1011	1011 : 1011	1011 : 1011	1011 : 1011
1100 : 1100	1100 : 1100	1100 : 1100	1100 : 1100
1101 : 1101	1101 : 1101	1101 : 1101	1101 : 1101
1110 : 1110	1110 : 1110	1110 : 1110	1110 : 1110
1111 : 1111	1111 : 1111	1111 : 1111	1111 : 1111

Table 1	Table 2	Table 3	Table 4
0000 : 0000	0000 : 0000	0000 : 0000	0000 : 0000
0001 : 0001	0001 : 0001	0001 : 0001	0001 : 0001
0010 : 0010	0010 : 0010	0010 : 0010	0010 : 0010
0011 : 0011	0011 : 0011	0011 : 0011	0011 : 0011
0100 : 0100	0100 : 0100	0100 : 0100	0100 : 0100
0101 : 0101	0101 : 0101	0101 : 0101	0101 : 0101
0110 : 0110	0110 : 0110	0110 : 0110	0110 : 0110
0111 : 0111	0111 : 0111	0111 : 0111	0111 : 0111
1000 : 1000	1000 : 1000	1000 : 1000	1000 : 1000
1001 : 1001	1001 : 1001	1001 : 1001	1001 : 1001
1010 : 1010	1010 : 1010	1010 : 1010	1010 : 1010
1011 : 1011	1011 : 1011	1011 : 1011	1011 : 1011
1100 : 1100	1100 : 1100	1100 : 1100	1100 : 1100
1101 : 1101	1101 : 1101	1101 : 1101	1101 : 1101
1110 : 1110	1110 : 1110	1110 : 1110	1110 : 1110
1111 : 1111	1111 : 1111	1111 : 1111	1111 : 1111

Supplementary Material:-




Fig: Micro programmed Control unit.

Address Sequencing:-

Grouping technique is used to reduce the no. of bits in the microinstruction. Micro Instructions are stored in Control memory in groups which each group specifying a routine

The hardware Controls the address Sequencing of the Control memo. It must be Capable of Sequencing the microinstructions within a routine. It must also Capable of branching from one routine to another routine.

Steps:-

- * Increment Control address register
- * Perform unconditional or Conditional branch according to the Status bits in processor register.
- * Obtain the Control memory address of microprogram routine from the Opcode of an instruction.
- * Microprograms may include Subroutines, for which Subroutine Call and return facility is available.





Fig: Selection of address for Control memory.

Micro Instruction Format:-

Microinstruction format will be like below



* F₁, F₂, F₃ are microoperation fields. Each field is of 3 bits.

They specifies micro-Operations for the Computer. Each field encoded to specify Seven distinct micro-Operations.

* CD: A two-bit field specifies status bit Condition for

branch operation.

* BR: A two-bit field specifies the type of branch to be used.

Branch type includes unconditional branch, branch if zero,

branch if negative and so on...

* AD: This is an address field which contains a branch address. This field is Seven bits since Control memory has

128 words.

F ₁ 3bit	Associated Micro-Operation	Symbol	Description
000		NOP	No Operation
001	$AC \leftarrow AC + DR$	ADD	Add DR & AC Store result in AC
010	$AC \leftarrow 0$	CLRAC	Clear AC
011	$AC \leftarrow AC + 1$	INCAC	Increment AC
100	$AC \leftarrow DR$	DRAC	Copy Contents of DR in AC
101	$AR \leftarrow DR(0-10)$	DRTAR	Copy Contents of DR in AR
110	$AR \leftarrow PC$	PLTAR	Copy Contents of PC in AR
111	$M[AR] \leftarrow DR$	WRITE	Copy the Contents of DR into memory location addressed by AR.

F ₂ 3-bit	Associated Micro Operation	Symbol	Description
000	-	NOP	No Operation
001	$AC \leftarrow AC - DR$	SUB	Subtract the Contents of DR from the Contents of AC and Store the result in AC.
010	$AC \leftarrow AC \vee DR$	OR	Logically OR the Contents of DR with the Contents of AC and Store the result in AC
011	$AC \leftarrow AC \wedge DR$	AND	Logically AND the Contents of DR with the Contents of AC and Store the result in AC.
100	$DR \leftarrow M[AR]$	READ	Read the Contents of memory location addressed by AR in DR
101	$DR \leftarrow AC$	ACTOR	Copy the Contents of AC in DR
110	$DR \leftarrow DR + 1$	INCDR	Increment the Contents of DR
111	$DR(0-10) \leftarrow PC$	PCTDR	Copy the Contents of PC in DR

F ₃ 3-bits	Associated Micro Operation	Symbol	Description
000	-	NOP	No Operation
001	$AC \leftarrow AC \oplus DR$	XOR	Logically XOR the Contents of DR and AC and Store result in AC
010	$AC \leftarrow \overline{AC}$	COM	Complement the Contents of AC
011	$AC \leftarrow SHLAC$	SHL	Left shift the Contents of AC by 1-bit
100	$AC \leftarrow SHRAC$	SHR	Right-shift the Contents of AC by 1
101	$PC \leftarrow PC + 1$	INCP	Increment the Contents of PC
110	$PC \leftarrow AC$	ARTPC	Copy the Contents of AC into PC

Condition Field:-

CD 2-bit	Symbol	Status Condition	Description
00	U	(1) Always	Represents Conditional branch
01	\bar{I}	DR(15) 15 th bit of DR	Indirect address bit
10	S	AC(15) 15 th bit of AC	Represents sign bit of AC
11	Z	AC=0	Indicates zero value in AC


Branch Field:-

BR 2-bit	Symbol	Micro-Operation
00	JMP	Condition=1 $CAR \leftarrow AD$ Condition=0 $CAR \leftarrow CAR+1$
01	CALL	Condition=1 $CAR \leftarrow AD, SBR \leftarrow CAR+1$ Condition=0 $CAR \leftarrow CAR+1$
10	RET	$CAR \leftarrow SBR$
11	MAP	$CAR[2-5] \leftarrow DR[11-14]$ $CAR[0,1,6] \leftarrow 0$

Micro Program Sequencer:-

The submit of microprogrammed Control unit which presents an address to the Control memory is called "microprogram Sequencer". The next address logic of the Sequencer determines the specific address source to be loaded into the Control address register.

The following diagram gives the microprogram Sequencer



* It Contains a multiplexer that selects an address from four four sources and routes it into a Control address register. The Output from CAR provides the address for the Control memory.

* The Contents of CAR incremented and applied to multiplexer and stack register. Which register Selected will be indicated by Stack pointer.

* Inputs I_0, I_1, I_2 and T derived from CD and BR fields of microinstruction specify the operation for the Sequencer.

When we want to work with Subroutines then $PUSH, POP$ signals will come in use. During Subroutine Call the incremented address is stored in the stack. This address also called as "Return Address".

The function table of microprogram Sequencer is like below

I_2	I_1	I_0	T	S_1	S_0	Operation	Description
X	0	0	X	0	0	$CAR \leftarrow EXA$	Transfer external address.
1	0	1	1	0	1	$CAR \leftarrow BRA$ $SAR \leftarrow CAR+1$	Branch to subroutine. and store the next instruction address [stack].
0	0	1	1	0	1	$CAR \leftarrow BRA$	Transfer Branch address.
X	1	0	X	1	0	$CAR \leftarrow SR$	Transfer from stack register
0	1	1	0	1	1	$CAR \leftarrow CAR+1$	Increment Address.

The function table of multiplexer is given below

also called as "Select table" is as follows

generally address is given in the table. The address inputs will come in order from 0 to 2ⁿ-1. The output will come in order from 0 to 2ⁿ-1. The function table of multiplexer is given below

Address	Y ₀	Y ₁	Y ₂	Y ₃
0000	0	0	0	0
0001	0	0	0	1
0010	0	0	1	0
0011	0	1	0	0
0100	0	1	1	0
0101	1	0	0	0
0110	1	0	1	0
0111	1	1	0	0