

*(Basic
Processing
Unit)*

Basic Processing Unit

Fundamental Concepts, Execution of a Complete instruction,

Multiple-Bus Organization, Hardwired Control

Multiprogrammed Control.

Fundamental Concepts:-

While executing a program the processor fetches one instruction at a time and performs the operations specified. Instructions are fetched from successive memory locations until a branch or jump instruction is encountered. The processor keeps track of the address of the memory location containing the next instruction to be fetched using the program Counter PC. A branch instruction may load a different value into the PC.

Instruction register (IR) is used to process instruction in the processor. To execute an instruction, the processor has to perform the following three steps:

① Fetch the contents of the memory location pointed to by the PC into the IR register.

$$IR \leftarrow [PC]$$


② Increment the contents of the PC by 1

$$PC \leftarrow [PC] + 1$$

Note:- Here plus 1 means the address of next instruction.
For example if each instruction takes 4 bytes PC will
be incremented by 4 [i.e. +4]

③ Carry out the actions Specified by the instruction in
the IR.

Suppose if an instruction Occupies more than one
Word Step 1 and steps must be repeated as many times as
necessary to fetch the Complete instruction. First two
Steps are usually referred to as the fetch phase, Step 3
Considered as execution phase. The internal Organization
of the processor is shown below with all main building
blocks.







fig: Single bus Organization of the datapath inside a processor.

The data and address lines are of the external memory bus are connected to the internal processor bus via the memory data register MDR and memory address register MAR respectively. Here MDR is a bidirectional register and MAR is a unidirectional



To calculate output of slope STA
according to obtain desired value

constant will be used to calculate the total sum
and maximum deviation will be obtained and parameter
selected from the gain values and parameters and the
longitudinal part maximum value obtained after selection
of the required desired value will be selected

The processor registers R₀ through R_(n-1) vary b/w the processor and they are used for general purpose use by the programmer. Some Special registers Y, Z and Temp which can be used as temporary purpose by the processor while processing the instruction. The multiplexer MUX selects either the output of register Y or a Constant value 4 to be provided as input Add of the ALU. The Constant 4 is used to increment the Contents of the Counter.

With few exceptions an instruction can be executed by performing one or more of the following operations in some specified sequence.

⇒ Transfer a word of data from one processor register to another or to the ALU.

⇒ Perform an arithmetic or a logic Operation and store the result in a processor register.

⇒ Fetch the Contents of a given memory location and load them into a processor register.

⇒ Store a word of data from a processor register into a given memory location.

As instruction execution progress, data are transferred from one register to another, often passing through the ALU to perform some arithmetic or logic operation.

Register Transfer:-

Processing in the instruction includes a sequence of steps in which data are transferred from one register to another. For each register, two control signals are used one is to place the contents of register on the bus (Rout) and second is to load the data on the bus into the register (Rin).

When Rin is set to 1, the data on the bus are loaded into R. Similarly when Rout is set to 1, the contents of Register R are placed on the bus. While Rout is equal to 0, the bus can be used for transferring data from other registers.




Fig: Input and Output

Gating for the
Registers.

Suppose that we wish to transfer the contents of register R_1 to register R_4 , this can be carried out as follows:

⇒ Enable the output of register R_1 by setting R_{out} to 1. This

places the contents of R_1 on the processor bus.

⇒ Enable the input of register R_4 by setting R_u in to 1. This

loads data from the processor into the register R_4 .

All operations and data transfers within the processor

take place within time periods defined by the "processor

clock". The registers consist of edge-triggered flip-flops

when edge triggered flip-flops are not used, two or more

clock signals may be needed to guarantee proper transfer

of data. This is known as "Multiphase Clocking".

An implementation for one bit of register R , shown

below. A two-input multiplexer is used to select data applied

to the input of an edge-triggered D flip-flop when the

control input R_{in} is equal to 1, the multiplexer selects the


data on the bus. This data will be loaded into the flip-flop

at the rising edge of the clock when R_{in} is equal to 0,

the multiplexer feeds back the value currently stored in

the flip-flop.

to calculate sum of bus of data and fall in output



Performing an Arithmetic or Logic Operation:

The ALU is a Combinational Circuit that has no internal storage. It performs arithmetic and logic operations on the two Operands applied to its A and B inputs. As shown in above diagrams the result produced by the ALU is stored temporarily in register Z.

The Sequence of Operations to Add the Contents of register R₁ to those of register R₂ and store the result in register R₃ is

- ① R₁ Out, Y in
- ② R₂ Out, Select Y, Add Z in
- ③ Z out, R₃ in

The Signals whose names are given in any step are activated for the duration of the Clock Cycle Corresponding to that step. So in Step 1 Output of R₁ and input of Y

Registers are enabled. In step 2 the multiplexers select signals is set to Select Y, causing the multiplexer select signal is set to Select Y, causing the multiplexer to gate the contents of register Y to input A of the ALU. At the same time the contents of register R₂ are gated onto the bus and hence to input B. The function performed by ALU is based on the control signals. In step 3 the contents of register Z are transferred to the destination register.

Fetching a word from Memory :-

Processor need to specify the address when trying to read information from the memory. The processor transfers the required address to the MAR, whose output is connected to the address lines of the memory bus. At the same time it uses the control lines of the memory bus to indicate that a read operation is needed. When the requested data are received from the memory they are stored in register MDR. from where they can be transferred to other registers in the processor.




Fig: Connection and Control Signals for register MDR

MDR has four Signals: MDRin and MDRout Control the Connection to the internal bus, and MDRinE and MDRoutE Control the Connection to the external bus. During memory read and write Operations, the timing of internal processor Operations must be Coordinated with the response of the addressed device on the memory bus. The processor completes one internal data transfer in One Clock Cycle.

To accomodate the Variability in response time of different memories, the processor waits until it receives an indication that the requested read Operation has been completed we will assume that a Control Signal called memory-function Completed [MFC] is used for this purpose.

Consider an example instruction $MOV [R_1], R_2$. The actions needed to execute this instruction are:

- ① $MAR \leftarrow [R_1]$
- ② Start a Read Operation on the memory bus
- ③ Wait for the MFC response from the memory
- ④ Read MDR from the memory bus
- ⑤ $R_2 \leftarrow [MDR]$

The action can be represented in the form of Control Signals are:

- ① R₁out, MARin Read
- ② MDRinE, WMFC
- ③ MDRout, R₂in

Storing a word in MEMORY:

Writing a word into a memory location follows a similar procedure like reading a word. The desired address is loaded into MAR. Then the data to be written are loaded into MDR, and a write command is issued.

For executing the instruction $MAR, R_2[R_1]$ requires the following sequence

① $R_{1\text{out}}, MAR_{\text{in}}$

② $R_{2\text{out}}, MDR_{\text{in}}$ Write

③ $MDR_{\text{out}}, E, WIFC$

Execution of a Complete Instruction:

The processor uses the sequence of elementary operations for executing the instruction. Consider the instruction

$\text{Add}(R_3), (R_1)$

which adds the contents of a memory location pointed to by R_3 to register R_1 . Executing this instruction requires the following actions

① Fetch the instruction

② Fetch the first Operand

③ Perform the addition

④ Load the result into R_1

The control sequence required for execution of above

instructions are as follows:-

Step	Action
1	PCout, MARin, Read, Select4, Add, Zin
2	Zout, PCin, Yin, WMFC
3	MDRout, IRin
4	R3Out, MARin, Read
5	Ricout, Yin, WMFC
6	HDRout, SelectY, Add Zin
7	Zout, Rin, End

In Step 1 instruction Fetch Operation is initiated by loading the contents of PC into the MAR and sending a read request to the memory. The select signal selects Constant 4 signal. This value is added to the Operand of B input which is not PC Value. Step 1 to Step 3 continues the instruction fetch phase. In Step 3 the word fetched from the memory is located into the IR register. Step 4 to Step 7 performs the instruction execution.

Branch Instructions:-

A branch instruction replaces the contents of PC with the branch target address. This address is usually obtained by adding an offset x, which is given in the branch instruction, to the updated value of the PC. The following control sequence implements an unconditional

branch instruction

Step	Action
1	PCout, MARin, Read, Select4, Add, Zin
2	Zout, PCin, Yin, WMFC
3	MDRout, IRin
4	Offset - field of - IRout, Add, Zin
5	Zout, PCin, End.

The offset x used in a branch instruction is usually the difference b/w the branch target address and the address immediately following the branch instruction.

Multiple Bus Organization:-

Only one data item can be transferred over the bus in a clock cycle while using single bus organization.

To reduce the no. of steps needed multiple internal paths are that enable several transfers to take place in parallel.

The following diagram gives the three-bus structure to connect the registers and the ALU of a processor.

Connect the registers and the ALU of a processor.




Fig:- Three-bus Organization of the datapath.

All general purpose registers are combined into a single block called 'the "register file".' The register file have three parts. Two parts are used as two outputs, allowing the contents of two different registers to be accessed.

Simultaneously and have their contents placed on bus A and B. The third port allows the data on bus C to be loaded into a third register during same clock cycle.

Buses A and B are used to transfer the data as inputs A and B of ALU and Bus C is used as transferring the result to destination after arithmetic and logical operation performed. When $R=A$ or $R=B$ for such operations to inputs are modified to bus C. The three bus arrangement obviates the need for registers Y and Z.

The incrementer unit is used to increment the PC by 4. Using the incrementer eliminates the need to add 4 to the PC using the main ALU. The source for the constant 4 at the ALU input multiplexer is still useful when we want to increment other addresses, such as in load multiple and store multiple instructions.

Consider the three operand instruction:

Add R4, R5, R6

Step	Action
1	PCout, $R=B$ MARin Read inc PC
2	WMFC
3	MDRout B $R=B$, IRip
4	R4outA, R5outB, SelectA, Add Rin, END

Fig: Control Sequence diagram for above instruction.

* In Step 1 the Contents of PC are passed through the ALU using the R=B Control Signal, and loaded into the MAR to start a memory read operation. At the same time PC is incremented by 4. The incremented Value is loaded into PC at the end of the clock cycle.

* In step 2 the processor waits for MFC and loads the data received into MDR.

* In step 3 the Contents of MDR transferred into IR.

* In step 4 the execution phase of instruction will be completed.

By providing more paths for data transfer a significant reduction in the no. of clock cycles needed to execute an instruction is achieved.

* Hardwired Control:-

The processor must have capabilities of generating the control signals needed in the proper sequence of executing the instructions. Computer designers uses a variety of techniques to solve this problem. These techniques are categorized into two types. They are i) Hardwired Control
iii) Microprogrammed Control.

Each setup in Control sequence of executing the instruction completed in one clock cycle. A Counter may be used to keep track of control steps. The Control unit organization will be like below:




fig: Control unit organization.

The required Control Signals are determined by the following information:-

⇒ Contents of the Control Step Counter

⇒ Contents of the Instruction Register

⇒ Contents of the Condition Code flags

⇒ External input Signals.

The decoder and encoder is a Combinational Circuit which produces required Control Signals based on all input states of it.

By Separating the decoding and encoding functions, we obtain the more detailed block diagram. The decoder provides a separate signal line for each step in the Control Sequence. The instruction decoder consists of a separate line for each machine instruction.

Any instruction loaded in IR uses one of the output lines
INS₁ through INS_n is set to '1' and others are set to '0'




Fig: Separation of decoding and encoding functions

The Control hardware can be viewed as a state machine

that changes from one state to another in every clock cycle, depending on the contents of the IR. A controller that uses "hardwired control" can operate at high speed.

When the program has finished all buttons are up

and the SDA and SCL pins are held high when no address is sent

which will cause the I2C bus to stop. If the SDA pin is held low for a short time, the I2C bus will start again.

If the SDA pin is held high for a short time, the I2C bus will stop again. This is used to extend the address or data bytes sent.

A Complete Processor:

A Complete processor can be designed using the following Structure.




fig: Block Diagram of Complete processor.

This structure has an instruction unit that fetches instruction from an instruction Cache or from the main memory which when desired instructions are not available in Cache. It has separate processing units to deal with integer data and floating point data. A data Cache is inserted b/w these units and the main memory.

Now a days a many processors Commonly we are using Seperate Caches for instructions and data. We are using Seperate Caches Some processors still we are use a single Cache that stores both instructions and data. The processor is Connected to the System bus . Processor may use or include several units of integer and floating point to increase the potential for Concurrent Operations.

Micro Programmed Control:-

=====
=====

We can also generate Control Signals by using a programs Similar to machine language programs. This technique will be called as "Microprogrammed Control".

Micro Instruction	PCin	PCout	MARin	Read	MDRout	R1in	Y1in	Select	Add	Zin	Zout	R1out	R1in	R3out	lwmfc	End
1	0	1	1	1	0	0	0	1	1	1	0	0	0	0	0	0
2	1	0	0	0	0	0	1	0	0	0	1	0	0	0	1	0
3	0	0	0	0	1	1	0	0	0	0	0	0	0	0	0	0
4	0	0	1	1	0	0	0	0	0	0	0	0	0	1	0	0
5	0	0	0	0	0	0	1	0	0	0	0	1	0	0	1	0
6	0	0	0	0	1	0	0	0	1	1	0	0	0	0	0	0
7	0	0	0	0	0	0	0	0	0	0	1	0	1	0	0	1

fig: Micro Instruction for Control Sequence of Add (R_3), R_1

The Common terms used in microprogrammed Control are Control Word (CW), microroutine , microinstruction ... etc.,

⇒ A "Control Word" is a word whose individual bits represent the various control signals.

⇒ A sequence of CW's corresponding to the control sequence of a machine instruction constitutes the "micro routine" for that instruction.

⇒ The individual control words in this microroutine are referred to as "microinstructions".

The microroutines for all instructions in the instruction set of a computer are stored in a special menu called the "Control Store". The Control unit can generate the control signals for any instruction by sequentially reading the CW's of microroutine from the Control store. To read the control words sequentially from the Control store a "micro program counter (μ PC)" is used.

When a new instruction is loaded into IR the storing address is generated by "Starting address generator". This will be loaded into μ PC and then incremented by 1 while executing successive micro instructions.

When the Control unit is required to check the status of the Condition Codes or external inputs we require an appropriate logic function. The microprogrammed

control uses an approach of "Conditional Branch

Microinstructions".




Fig: Basic Organization of microprogrammed Control unit.

Address	Microinstructions
0	PCout, MARin, Read, SelectY, Add, Zin
1	Zout, PCin, Yin, INMFC base at "094" value MDRout, IRin
2	Branch to starting address of appropriate micro routine
25	If N=0, then branch to micro instruction 0
26	Offset-field-of-IRout, SelectY, Add, Zin
27	Zout, PCin, End

Fig: Micro Routine for the instruction Branch <0 9170 00

In addition to branch address, the microinstruction specifies condition codes. These should be checked as which external inputs, condition codes, should be checked as a condition for branching to take place.




fig: Organization of the Control unit to allow Conditional branching in the microprogram.

After loading instruction into IR, a branch microinstruction

transfers control to the corresponding microroutine which is assumed to start at location 85 in the Control Sequence.

① When a new instruction is loaded into IR, the μPC is loaded with the starting address of the microroutine for the instruction.

② When a branch microinstruction is encountered and the branch condition is satisfied the μPC is loaded with the branch address.

③ When an end microinstruction is encountered, the μPC is loaded with the address of the first CW in the microroutine for the instruction fetch cycle.

Micro Instructions :-

A straightforward way to structure microinstructions is to assign one bit position to each Control Signal. But it suffers from one drawback- assigning individual bits to each Control Signal results in long microinstructions because the no.of required signals is usually large. And only a few bits are set to 1 in any given micro instruction.

Read & Write Signals to the memory cannot be active

Simultaneously. This Suggest that Signals can be grouped so that all mutually exclusive Signals are placed in the same group. So atmost one microoperation per group is specified. Then, binary Coding Scheme can be used to represent the Signals within a group.

The idea of grouping and encoding only mutually exclusive Control signals can be extended by enumerating the patterns of required Signals in all possible micro instructions. Each meaningful combination of active Control Signals can be assigned a distinct code that represents the microinstruction. This encoding will reduces the length of microwords but also increases the Complexity of the required decoder Circuit.

Highly encoded Schemes that use Compact Codes to Specify only a small no.of Control functions in each micro instruction are referred to as "Vertical Organization".

The minimally encoded scheme which has been previously called as "Horizontal Organization".

F ₁	F ₂	F ₃	F ₄
F ₁ (4 bits)	F ₂ (3 bits)	F ₃ (3 bits)	F ₄ (4 bits)

0000: No Transfer	000: No Transfer	000: No Transfer	0000 : Add
0001: Pcout	001 : PC ⁱⁿ	001: MAR ⁱⁿ	0001 : SUB
0010 : MDRout	010 : IR ⁱⁿ	010 : MDR ⁱⁿ	
0011 : Zout	011 : Z ⁱⁿ	011 : TEMP ⁱⁿ	
0100 : R ₀ out	100 : R ₀ ⁱⁿ	100 : Y _{in}	1111 : XOR
0101 : R ₁ out	101 : R ₁ ⁱⁿ		
0110 : R ₂ out	110 : R ₂ ⁱⁿ		
0111 : R ₃ out	111 : R ₃ ⁱⁿ		
1010 : TEMPout			
1011 : Offsetout			

F ₅	F ₆	F ₇	F ₈	
F ₅ (2 bits)	F ₆ (1 bit)	F ₇ (1 bit)	F ₈ (1 bit)	

00: No action	0: Select Y	0: No action	0: Continue
01: Read	1: Select ₄	1: IN/MFC	1: END
10: write			

1	2	3	4	5
(did)st	(did)n't	(did)nt	(did)e	
unitied	neitherlike	Albion	neitherlike	
buzz	parallel	abuse	all	homeric
				21mm

Supplementary Material




Fig: Micro programmed Control unit

Address Sequencing :-

Grouping technique is used to reduce the no. of

bits in the microinstruction. Micro Instructions are stored in Control memory in groups which each group specifying a routine

The hardware Controls the address Sequencing of the Control memo
It must be Capable of Sequencing the microinstructions within a routine. It must also Capable of branching from one routine to another routine.

Steps:

- * Increment Control address register
- * Perform unconditional or Conditional branch according to the Status bits in processor register
- * Obtain the Control memory address of microprogram routine from the Opcode of an instruction.
- * Microprograms may include Subroutines, for which Subroutine Call and return facility is available.





Fig: Selection of address for Control memory.

Micro Instruction Format:

Microinstruction format will be like below



* F₁, F₂, F₃ are microoperation fields. Each field is of 3 bits. They specifies micro-operations for the Computer. Each field encoded to specify Seven distinct micro-Operations.

* CD : A two-bit field specifies status bit Condition for branch operation.

* BR : A two-bit field specifies the type of branch to be used.

Branch type includes unconditional branch, branch if zero, branch if negative and so on...

* AO : This is an address field which contains a branch address. This field is Seven bits since Control memory has

128 words.

F ₁ 3 bit	Associated Micro-Operation	Symbol	Description
000		NOP	No Operation
001	AC \leftarrow AC + DR	ADD	Add DR & AC Store result in AC
010	AC \leftarrow 0	CLRAC	Clear AC
011	AC \leftarrow AC + 1	INC AC	Increment AC
100	AC \leftarrow DR	ORTAC	Copy Contents of DR in AC
101	AR \leftarrow DR(0-10)	DRTAR	Copy Contents of DR in AR
110	AR \leftarrow DC	PLTAR	Copy Contents of PC in AR
111	M[AR] \leftarrow DR	INRITE	Copy the Contents of DR into memory location addressed by AR.

F_2 3-bit	Associated Micro Operation	Symbol	Description
000	-	NOP	No Operation
001	$AC \leftarrow AC - DR$	SUB	Subtract the Contents of DR from the Contents of AC and Store the result in AC.
010	$AC \leftarrow AC \vee DR$	OR	Logically OR the Contents of DR with the Contents of AC and Store the result in AC
011	$AC \leftarrow AC \wedge DR$	AND	Logically AND the Contents of DR with the Contents of AC and Store the result in AC.
100	$DR \leftarrow M[AR]$	READ	Read the Contents of memory location addressed by AR in DR
101	$DR \leftarrow AC$	ACTOR	Copy the Contents of AC in DR
110	$DR \leftarrow DR + 1$	INC DR	Increment the Contents of DR
111	$DR(0-10) \leftarrow PC$	PCT DR	Copy the Contents of PC in DR

F_3 3-bits	Associated Micro Operation	Symbol	Description
000	-	NOP	No Operation
001	$AC \leftarrow AC \oplus DR$	XOR	Logically XOR the Contents of DR and AC and Store result in AC
010	$AC \leftarrow \overline{AC}$	COM	Complement the Contents of AC
011	$AC \leftarrow SHL AC$	SHL	Left shift the Contents of AC by 1-bit
100	$AC \leftarrow SHR AC$	SHR	Right-Shift the Contents of AC by 1
101	$PC \leftarrow PC + 1$	INC PC	Increment the Contents of PC
110	$PC \leftarrow AC$	ART PC	Copy the Contents of AC into PC

Condition Field:-

= = = = = = = =

CD 2-bit	Symbol	Status Condition	Description
00	U	(i) Always	Represents Conditional branch
01	I	DR(15) 15 th bit of DR	Indirect address bit
10	S	AC(15) 15 th bit of AC	Represents Sign bit of AC
11	Z	A.C = 0	Indicates zero value in AC

Branch Field:-

= = = = = = = =


BR 2-bit	Symbol	Micro-Operation
00	JMP	Condition=1 CAR ← AD Condition=0 CAR ←, CAR+1
01	CALL	Condition=1 CAR ← AD, SBR ← (CAR+1) Condition=0 CAR ← CAR+1
10	RET	CAR ← SBR
11	MAP	CAR[2-5] ← DR[11-14] CAR [0,1,6] ← 0

Micro Program Sequencer:-

The submit of microprogrammed Control unit which presents an address to the Control memory is called "microprogram Sequencer". The next address logic of the Sequencer determines the Specific address Source to be loaded into the Control address register.

The following diagram gives the microprogram Sequencer

External Address (exA)



* It Contains a multiplexer that selects an address from four sources and routes it into a Control address register. The output from CAR provides the address for the Control memory.

* The contents of CAR incremented and applied to multiplexer and stack register. Which register selected will be indicated by stack pointer.

* Inputs I_0, I_1, I_2 and T derived from CD and BR fields of microinstruction specify the operation for the sequencer.

When we want to work with Subroutines then PUSH, POP signals will come in use. During Subroutine Call the incremented address is stored in the stack. This address also called as "Return Address".

The function table of microprogram sequencer is like below

I_2	I_1	I_0	T	S_1	S_0	Operation	Description
X	0	0	X	0	0	$CAR \leftarrow EXA$	Transfer external address.
1	0	1	1	0	1	$CAR \leftarrow BRA$ $SAR \leftarrow [CAR+1]$	Branch to subroutine and store the next instruction address [stack].
0	0	1	1	0	1	$CAR \leftarrow BRA$	Transfer Branch address.
X	1	0	X	1	0	$CAR \leftarrow SR$ $CAR \leftarrow [CAR+1]$	Transfer from stack register Increment Address.
0	1	1	0	1	1		

to other networks and based on the neural input
numbers will determine the final output
and then will produce the final score in the
set of individuals competing in a single stepie
with each other in brief it could be explained
as follows "Fittest individuals" go forward
while all the others are eliminated and

Individual	Age	Sex	1	2	3	4	5	6	7	8
Female Individual	68.5 ± 8.0	F	0	0	X	0	0	0	X	
Male Individual	69.0 ± 10.0	M	1	0	1	1	0	0	1	
Female Individual	69.5 ± 10.0	F	0	0	0	0	0	0	0	
Female Individual	70.0 ± 10.0	F	1	0	1	1	0	0	0	C
Male Individual	70.5 ± 10.0	M	0	1	X	0	1	1	X	
Female Individual	71.0 ± 10.0	F	0	1	0	1	1	1	0	
Male Individual	71.5 ± 10.0	M	1	1	0	1	1	1	0	
Female Individual	72.0 ± 10.0	F	0	1	0	1	1	1	0	
Male Individual	72.5 ± 10.0	M	1	1	0	1	1	1	0	